Chapter 6: Stratix IV GT Transceiver Signal Integrity Demonstration
Running the Demonstration Application and Test Designs
Link Statistics Tab
The Link Statistics settings include the following options:
6–5
Parameter
Statistics
Inject Error
Data Patrst
Data Rate
GXB Encoding
DataChk Status
CDRLock Mode
Freeze Display
Description
Displays the BER, number of bits received, number of errors received, and the error slope based on the
selection from the list.
The error slope shows the error trend (increase or decrease). You can use this statistic to determine
whether the PMA control settings must be increased or decreased to get an error free link.
Injects errors in the channels. Every time this button is asserted, one-bit error is introduced.
Reset for the data pattern generators and checkers.
Based on the test design selected, the application displays the serial data rate of the transceiver
channels.
Displays whether the data sent by the test design is 8B/10B encoded.
The DataChk Status field displays the following:
n synced status displayed in green indicates that the error checker has received the predefined header
byte and no errors are detected.
n unsynced status displayed in gray indicates that the error checker has not received the selected
pattern.
n If the DataChk Status field shows unsynced , check whether the transmitter of the channel
showing unsynced is connected to the receiver channel by external cable or by internal serial
loopback. However, when sending the high frequency data pattern, the DataChk Status shows
unsynced . This is because the error checker is not provided for high frequency pattern.
n error status indicates that the error checker is detecting errors in the received pattern.
Shows whether the transceiver Clock Recovery Unit (CRU) is locked to the reference clock or to the
data. When the transceiver locks to the incoming data, this field displays data indicating that the
receive PLL has recovered the clock from the incoming data.
When you click the Freeze display button, the display field does not change and the counting
continues. When you click the Unfreeze display , the current running values are shown.
Power and Temperature Tab
The application displays the Stratix IV device junction temperature. It also shows the
power or current values for the six supply rails.
You can also observe the power and temperature values on the LCD. For more
information, refer to “LCD Information” on page 6–2 .S
January 2012
Altera Corporation
Transceiver Signal Integrity Development Kit,
Stratix IV GT Edition User Guide
相关PDF资料
DLP-2232H MODULE USB ADAPTER FOR FT2232H
DLP-2232ML-G MODULE USB ADAPTR FOR FT2232D LP
DLP-2232MSPF MODULE USB ADAPTER WITH MCU
DLP-CB-DLPC200-10R BOARD CONTROLLER FOR DLP
DLP-D-G MODULE USB SECURITY DONGLE
DLP-HS-FPGA2 MODULE USB ADAPTER FOR FT2232H
DLP-IOR4 MODULE LATCHING-RELAY 4-CH
DLP-TEMP-G MODULE DATA-ACQUISITION 3-CH
相关代理商/技术参数
DK-SI-4SGX230N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SGX230 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGTMC7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGTMC7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7/ES 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 ES RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SI-5SGXEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Starter Kit For Stratix V 5SGXEA7 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-SL900A 制造商:ams 功能描述:Development kit for SL900A EPC Gen2 Sensory Tag IC
DK-SOC-10AS066S-A 功能描述:Arria 10 GX FPGA Evaluation Board 制造商:altera 系列:Arria 10 GX 零件状态:有效 类型:FPGA 配套使用产品/相关产品:Arria? 10 GX 内容:板 标准包装:1
DKSPS-001 制造商:Cooper Bussmann 功能描述:SMALL PARTITION PLATE DP25, DP35, DP45 A - Bulk 制造商:COOPER BUSSMANN 功能描述:SMALL PARTITION PLATE DP25, DP35, DP45 A